Noise-Shaping All-Digital Phase-Locked Loops
Modeling, Simulation, Analysis and Design
Series: Analog Circuits and Signal Processing;
- Publisher's listprice EUR 106.99
-
44 374 Ft (42 261 Ft + 5% VAT)
The price is estimated because at the time of ordering we do not know what conversion rates will apply to HUF / product currency when the book arrives. In case HUF is weaker, the price increases slightly, in case HUF is stronger, the price goes lower slightly.
- Discount 20% (cc. 8 875 Ft off)
- Discounted price 35 499 Ft (33 809 Ft + 5% VAT)
Subcribe now and take benefit of a favourable price.
Subscribe
44 374 Ft
Availability
printed on demand
Why don't you give exact delivery time?
Delivery time is estimated on our previous experiences. We give estimations only, because we order from outside Hungary, and the delivery time mainly depends on how quickly the publisher supplies the book. Faster or slower deliveries both happen, but we do our best to supply as quickly as possible.
Product details:
- Edition number Softcover reprint of the original 1st ed. 2014
- Publisher Springer International Publishing
- Date of Publication 27 August 2016
- Number of Volumes 1 pieces, Previously published in hardcover
- ISBN 9783319344416
- Binding Paperback
- See also 9783319036588
- No. of pages177 pages
- Size 235x155 mm
- Weight 2993 g
- Language English
- Illustrations XIII, 177 p. 145 illus., 79 illus. in color. Illustrations, black & white 0
Categories
Long description:
This book presents a novel approach to the analysis and design of all-digital phase-locked loops (ADPLLs), technology widely used in wireless communication devices. The authors provide an overview of ADPLL architectures, time-to-digital converters (TDCs) and noise shaping. Realistic examples illustrate how to analyze and simulate phase noise in the presence of sigma-delta modulation and time-to-digital conversion. Readers will gain a deep understanding of ADPLLs and the central role played by noise-shaping. A range of ADPLL and TDC architectures are presented in unified manner. Analytical and simulation tools are discussed in detail. Matlab code is included that can be reused to design, simulate and analyze the ADPLL architectures that are presented in the book.
MoreTable of Contents:
Introduction.- Phase Digitization in All-Digital PLLs.- A Unifying Framework for TDC Architectures.- Analytical Predictions of Phase Noise in ADPLLs.- Advantages of Noise Shaping and Dither.- Efficient Modeling and Simulation of Accumulator-Based ADPLLs.- Modelling and Estimating Phase Noise with Matlab.
More
