Open Verification Methodology Handbook
Creating Testbenches in SystemVerilog and SystemC
Series: Systems on Silicon; .;
- Publisher's listprice EUR 58.95
-
24 449 Ft (23 285 Ft + 5% VAT)
The price is estimated because at the time of ordering we do not know what conversion rates will apply to HUF / product currency when the book arrives. In case HUF is weaker, the price increases slightly, in case HUF is stronger, the price goes lower slightly.
- Discount 10% (cc. 2 445 Ft off)
- Discounted price 22 004 Ft (20 957 Ft + 5% VAT)
Subcribe now and take benefit of a favourable price.
Subscribe
24 449 Ft
Availability
cancelled
Why don't you give exact delivery time?
Delivery time is estimated on our previous experiences. We give estimations only, because we order from outside Hungary, and the delivery time mainly depends on how quickly the publisher supplies the book. Faster or slower deliveries both happen, but we do our best to supply as quickly as possible.
Product details:
- Publisher Elsevier Science
- Date of Publication 12 December 2009
- ISBN 9780123743985
- Binding Hardback
- No. of pages400 pages
- Size 234x190 mm
- Weight 450 g
- Language English 0
Categories
Long description:
Functional verification is the art and science of demonstrating that an electronic design works correctly and is ready to move from the drawing board to manufacture. Functionally verifying a complex design is a time consuming and expensive process. The means by which a design is functionally verified is to build a TESTBENCH, a piece of software which exercises the design and determines whether the design works correctly and whether or not sufficient testing has been done.This book demonstrates, in a high-accessible, step-by-step manner, the Advanced Verification Methodology from Mentor Graphics, a methodology for building reusable verification components and assembling them into complex testbenches. Application of the AVM can increase verification productivity and increase confidence that a design has been successfully verified. The AVM includes a software library that is implemented in both SystemC and SystemVerilog, the two programming languages most commonly used for building testbenches.
MoreTable of Contents:
Verification Principles; Introduction to the AVM; Fundamentals of Object-Oriented Programming; Introduction to Transaction-Level Modeling; AVM Mechanics; Testbench Fundamentals; Complete Testbenches; Stepwise Refinement; Modules in Testbenches; Randomization; AVM in SystemC and SystemVerilog; Graphic Notation; Naming Conventions; AVM Encyclopedia.
More
