Digital Design using VerilogHDL
VLSI Modeling, Coding and Verification
- Publisher's listprice EUR 167.99
-
69 673 Ft (66 356 Ft + 5% VAT)
The price is estimated because at the time of ordering we do not know what conversion rates will apply to HUF / product currency when the book arrives. In case HUF is weaker, the price increases slightly, in case HUF is stronger, the price goes lower slightly.
- Discount 10% (cc. 6 967 Ft off)
- Discounted price 62 706 Ft (59 720 Ft + 5% VAT)
Subcribe now and take benefit of a favourable price.
Subscribe
69 673 Ft
Availability
Not yet published.
Why don't you give exact delivery time?
Delivery time is estimated on our previous experiences. We give estimations only, because we order from outside Hungary, and the delivery time mainly depends on how quickly the publisher supplies the book. Faster or slower deliveries both happen, but we do our best to supply as quickly as possible.
Product details:
- Publisher Elsevier Science
- Date of Publication 1 April 2026
- ISBN 9780443290886
- Binding Paperback
- No. of pages650 pages
- Size 235x191 mm
- Weight 450 g
- Language English 700
Categories
Long description:
Digital Design using VerilogHDL: VLSI Modeling, Coding and Verification covers the concepts of digital logic design, including, logic simplification and optimization for digital circuit synthesis and implementation, design and integration of logics (combinational and sequential) in the building of digital circuits and systems, the practical aspects of number systems, the use of VerilogHDL in the logic design, testbench verification, and the synthesis of digital circuits and systems with HDL code examples. Users will find an approach to the design, integration, verification, and synthesizing of a digital logic circuit, complete with coding examples.
MoreTable of Contents:
Part One: Digital Logic
1. Number Systems and their representation
2. Logic family
3. Combinational Circuits
4. Arithmetic Circuits
5. Sequential Circuits
6. State Machines
7. Memory Design
Part Two: VerilogHDL
8. Modeling in VerilogHDL
9. VerilogHDL Coding and Testbench Verification
