Cache Memory Book, The
Series: The Morgan Kaufmann Series in Computer Architecture and Design;
- Publisher's listprice EUR 91.95
-
38 136 Ft (36 320 Ft + 5% VAT)
The price is estimated because at the time of ordering we do not know what conversion rates will apply to HUF / product currency when the book arrives. In case HUF is weaker, the price increases slightly, in case HUF is stronger, the price goes lower slightly.
- Discount 10% (cc. 3 814 Ft off)
- Discounted price 34 322 Ft (32 688 Ft + 5% VAT)
Subcribe now and take benefit of a favourable price.
Subscribe
38 136 Ft
Availability
printed on demand
Why don't you give exact delivery time?
Delivery time is estimated on our previous experiences. We give estimations only, because we order from outside Hungary, and the delivery time mainly depends on how quickly the publisher supplies the book. Faster or slower deliveries both happen, but we do our best to supply as quickly as possible.
Product details:
- Edition number 2
- Publisher Elsevier Science
- Date of Publication 9 February 1998
- ISBN 9780123229809
- Binding Hardback
- No. of pages256 pages
- Size 228x152 mm
- Weight 540 g
- Language English 0
Categories
Long description:
"The Second Edition of The Cache Memory Book introduces systems designers to the concepts behind cache design. The book teaches the basic cache concepts and more exotic techniques. It leads readers through someof the most intricate protocols used in complex multiprocessor caches. Written in an accessible, informal style, this text demystifies cache memory design by translating cache concepts and jargon into practical methodologies and real-life examples. It also provides adequate detail to serve as a reference book for ongoing work in cache memory design.
The Second Edition includes an updated and expanded glossary of cache memory terms and buzzwords. The book provides new real world applications of cache memory design and a new chapter on cache""tricks""."
Table of Contents:
What is Cache Memory? How are Caches Designed? Cache Memories and RISC Processors. Maintaining Coherency in Cached Systems. Cute Cache Tricks. Subject Index.
More
