• Contact

  • Newsletter

  • About us

  • Delivery options

  • Prospero Book Market Podcast

  • VLSI Test Principles and Architectures: Design for Testability

    VLSI Test Principles and Architectures by Wang, Laung-Terng; Wu, Cheng-Wen; Wen, Xiaoqing;

    Design for Testability

    Series: Systems on Silicon;

      • GET 10% OFF

      • The discount is only available for 'Alert of Favourite Topics' newsletter recipients.
      • Publisher's listprice EUR 72.95
      • The price is estimated because at the time of ordering we do not know what conversion rates will apply to HUF / product currency when the book arrives. In case HUF is weaker, the price increases slightly, in case HUF is stronger, the price goes lower slightly.

        28 494 Ft (27 137 Ft + 5% VAT)
      • Discount 10% (cc. 2 850 Ft off)
      • Discounted price 25 644 Ft (24 423 Ft + 5% VAT)

    28 494 Ft

    db

    Availability

    printed on demand

    Why don't you give exact delivery time?

    Delivery time is estimated on our previous experiences. We give estimations only, because we order from outside Hungary, and the delivery time mainly depends on how quickly the publisher supplies the book. Faster or slower deliveries both happen, but we do our best to supply as quickly as possible.

    Product details:

    • Publisher Elsevier Science
    • Date of Publication 14 August 2006

    • ISBN 9780123705976
    • Binding Hardback
    • No. of pages808 pages
    • Size 234x190 mm
    • Weight 1770 g
    • Language English
    • 0

    Categories

    Long description:

    This book is a comprehensive guide to new DFT methods that will show the readers how to design a testable and quality product, drive down test cost, improve product quality and yield, and speed up time-to-market and time-to-volume.

    More

    Table of Contents:

    Chapter 1 - Introduction
    Chapter 2 - Design for Testability
    Chapter 3 - Logic and Fault Simulation
    Chapter 4 - Test Generation
    Chapter 5 - Logic Built-In Self-Test
    Chapter 6 - Test Compression
    Chapter 7 - Logic Diagnosis
    Chapter 8 - Memory Testing and Built-In Self-Test
    Chapter 9 - Memory Diagnosis and Built-In Self-Repair
    Chapter 10 - Boundary Scan and Core-Based Testing
    Chapter 11 - Analog and Mixed-Signal Testing
    Chapter 12 - Test Technology Trends in the Nanometer Age

    More
    0