• Contact

  • Newsletter

  • About us

  • Delivery options

  • Prospero Book Market Podcast

  • System-on-Chip Test Architectures: Nanometer Design for Testability

    System-on-Chip Test Architectures by Wang, Laung-Terng; Stroud, Charles E.; Touba, Nur A.;

    Nanometer Design for Testability

    Series: Systems on Silicon; .;

      • GET 10% OFF

      • The discount is only available for 'Alert of Favourite Topics' newsletter recipients.
      • Publisher's listprice EUR 74.95
      • The price is estimated because at the time of ordering we do not know what conversion rates will apply to HUF / product currency when the book arrives. In case HUF is weaker, the price increases slightly, in case HUF is stronger, the price goes lower slightly.

        29 275 Ft (27 881 Ft + 5% VAT)
      • Discount 10% (cc. 2 927 Ft off)
      • Discounted price 26 348 Ft (25 093 Ft + 5% VAT)

    29 275 Ft

    db

    Availability

    printed on demand

    Why don't you give exact delivery time?

    Delivery time is estimated on our previous experiences. We give estimations only, because we order from outside Hungary, and the delivery time mainly depends on how quickly the publisher supplies the book. Faster or slower deliveries both happen, but we do our best to supply as quickly as possible.

    Product details:

    • Publisher Elsevier Science
    • Date of Publication 8 January 2008

    • ISBN 9780123739735
    • Binding Hardback
    • No. of pages896 pages
    • Size 234x190 mm
    • Weight 1560 g
    • Language English
    • 0

    Categories

    Long description:

    Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost. This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.

    More

    Table of Contents:

    Introduction; Digital Test Architectures; Fault-Tolerant Design; SOC/NOC Test Architectures; SIP Test Architectures; Delay Testing; Low-Power Testing; Coping with Physical Failures, Soft Errors, and Reliability Issues; Design for Manufacturability and Yield; Design for Debug and Diagnosis; Software-Based Self-Testing; FPGA Testing; MEMS Testing; High-Speed I/O Interface; Analog and Mixed-Signal Test Architectures; RF Testing; Testing Aspects of Nanotechnology Trends.



    More
    0