Interconnect and Temperature Aware Unified Physical and High Level Synthesis
- Publisher's listprice EUR 96.25
-
40 627 Ft (38 692 Ft + 5% VAT)
The price is estimated because at the time of ordering we do not know what conversion rates will apply to HUF / product currency when the book arrives. In case HUF is weaker, the price increases slightly, in case HUF is stronger, the price goes lower slightly.
- Discount 12% (cc. 4 875 Ft off)
- Discounted price 35 751 Ft (34 049 Ft + 5% VAT)
Subcribe now and take benefit of a favourable price.
Subscribe
40 627 Ft
Availability
Not yet published.
Why don't you give exact delivery time?
Delivery time is estimated on our previous experiences. We give estimations only, because we order from outside Hungary, and the delivery time mainly depends on how quickly the publisher supplies the book. Faster or slower deliveries both happen, but we do our best to supply as quickly as possible.
Product details:
- Edition number 1st ed. 2026
- Publisher Springer Netherlands
- Date of Publication 12 November 2025
- Number of Volumes 1 pieces, Book
- ISBN 9789400718920
- Binding Hardback
- No. of pages250 pages
- Size 235x155 mm
- Language English
- Illustrations Approx. 250 p. 700
Categories
Long description:
The exponential scaling in CMOS transistor sizes over the past three decades have enabled spectacular advances in integrated circuit technology, allowing the integration of more than a billion transistors in modern very large-scale integrated (VLSI) circuits. Over the last four decades, transistor scaling has followed Moore's law, and according to projections made by the International Technology Roadmap for Semiconductors (ITRS), minimum feature sizes are expected to reach 22nm by 2012. The primary drivers for transistor scaling are the associated benefits of lower system costs, improved performance, and system reliability.
However, continuous device and interconnect scaling trends in deep submicron designs have created new challenges for integrated circuit designers such as increased interconnect delays due to rising parasitic resistance and capacitance of on-chip wiring, increased on-chip power densities, and performance and reliability problems posed by on-chip thermal gradients and thermal-hotspots. Thus, the major challenge is in achieving reliable, high-performance system implementations, all the way from the micro-architecture level down to the layout level. In order to realize such an implementation, a unified physical-level and high-level synthesis method becomes paramount, to ensure predictability of HLS design flows and minimize design iterations.
MoreTable of Contents:
Minimizing interconnect delays through net-topology aware high-level synthesis.- Layout-aware high-level synthesis for three-dimensional integrated circuits.- Crosstalk- aware high-level synthesis for macrocell based designs.- Temperature-aware unified physical-level and high-level synthesis.
More
